A Hierarchical Control Scheme for Compensating Voltage Distortions in an Inverter Based Microgrid

MORTEZA AFRASIABI¹ AND ESMEE ROKROK²

¹, ²Faculty of Electrical Engineering, University of Lorestan, Khoramabad, Iran
*Corresponding author: mor910@gmail.com

Manuscript received August 15, 2017; revised January 03, 2018; accepted January 16, 2018. Paper no. JEMT-1706-1025

Nowadays increasing in nonlinear loads intensifies harmonic problems and voltage distortion in distribution systems. With appropriate control of Distributed Generation (DG) resources in a Micro Grid (MG), it is possible to enhance the MG power quality. This paper proposes a hierarchical control method for Inverter Based Distributed Generators (IBDGs) to compensating voltage distortions such as: voltage harmonics, voltage unbalance and voltage sag and swell in Sensitive Load Bus (SLB). This method consists of two control level of primary and secondary. The secondary control proposes a selective harmonic compensating method and voltage unbalance compensation appropriately according to DGs impact on harmonic resonances. Some buses have more participation in exciting of the MG resonance modes. Therefore, larger harmonic compensation factors are considered for the IBDGs that are near to these buses. For the other IBDGs, the voltage unbalance compensation factor is selected bigger. On this basis, the Participation Factor (PF) of buses in different resonances is identified by network modal impedance analysis then, the compensation share of DGs would be prioritized accordingly. The primary control level includes of voltage controller, current controller, virtual resistor and DGs load compensation block. Effectiveness of the proposed control scheme is demonstrated through simulation studies. © 2018 Journal of Energy Management and Technology

keywords: Power Quality; Distributed Generation Resources; Interface Inverter; Harmonic Damping; Voltage Unbalance; Sag and Swell.

http://dx.doi.org/10.22109/jemt.2018.95468.1034

1. INTRODUCTION

The proliferation of nonlinear loads and power electronic equipment has caused high penetration of harmonic pollution and voltage unbalance in electrical systems [1]. This might result malfunction or overheating devices and motors. Usually DGs connect to the electric network by a power-electronic converter. The inverter in output stage of the DG is able to control output power, voltage or current. However, recently some control approaches are proposed to control the inverter for compensation of power quality problems [2–7]. For example in [2], each DG unit of MG is controlled as a negative sequence conductance to compensate voltage unbalance. An autonomous voltage unbalance compensation scheme which works based on the local measurements is proposed in [3] for DGs of an islanded MG. In [4–7], the inverters emulate a resistance at harmonic frequencies to compensate voltage harmonic distortion. The discussed methods in [2–7] are designed for compensation of voltage unbalance or harmonics at each DG terminal while the power quality at the SLB is the main concern due to the sensitive loads [8]. Thus, a good power quality can be guaranteed for the sensitive loads connected to SLB by compensation of SLB voltage harmonics and unbalance.

The concept of MG hierarchical control was applied for cooperative compensation of voltage unbalance [9, 10] and harmonics [11, 12] at the network SLB. In this regard, a two-level hierarchical control approach for IBDGs in MG applications was proposed in [13]. In this strategy the control structure comprises a virtual impedance loop that is set by the central controller to mitigate the voltage distortion at SLB. However, the unbalanced voltage drop across the virtual impedance is not considered, which leads to a limited performance for the unbalance compensation of the output voltage. On the other hand, in [14] an enhanced control structure was proposed for a MG in which the DGs are properly controlled to compensate voltage unbalance and harmonics to achieve a high voltage quality at the SLB. In most of the previous compensation methods, the IBDGs contribute in the compensation with the same priorities while the location of DGs has a significant effect on the compensation of voltage distortion.

In this paper a hierarchical control strategy is applied to co-
The frequency scan method in order to detect the system resonance, the modal impedance analysis was used in order to provide proper sharing of fundamental and non-fundamental powers among the IBDGs. In the secondary control, at the first resonance analysis is carried out for the MG using the modal impedance analysis and harmonics compensation priorities at different nodes are identified. Then, a selective compensation scheme is used for assigning the calculated harmonic and unbalance compensation priorities on IBDGs at different position for improved compensation performance. Then an effective virtual impedance method [15], is used in IBDGs control system for the damping of distortions.

The rest of the paper is organized as follows. In section 2, the network modal impedance analysis is discussed. In section 3, compensation of voltage distortion by proposed control scheme is investigated. In section 4, compensation priority coefficients of MG are identified. Simulation of case study is carried out in section 5, and finally the conclusions are presented in section 6.

2. CONCEPT OF RESONANCE MODES

The frequency scan method in order to detect the system resonances was implemented in [16]. But this method cannot identify the component and bus that excites the resonance. To solve this problem, the modal impedance analysis was used in order to identify system resonances [17]. In this method at first, the system admittance matrix is acquired. Then, modal impedance matrix \( [Z_m] \), is calculated by using of Eqs. (1) to (3). According to these equations, if input current vector \([I]\) is always set to 1 p.u., so the high voltage vector \([V]\) values are associated with the singularity of the admittance matrix \([Y]\). This singularity of \([Y]\) matrix can be found when one of its eigenvalue is close to zero.

\[
[Y] = \frac{1}{\lambda} \cdot [I] 
\]

\[
[V] = [L] \cdot [\Lambda]^{-1} \cdot [T] \cdot [I] 
\]

\[
[Z_m] = [L]^{-1} \cdot [T] 
\]

where \([T]_l, [L]\) and \([\Lambda]\) are matrices that constructed from right eigenvectors, left eigenvectors and diagonal matrix composed of eigenvalues of the MG admittance matrix, respectively. Clearly, if the eigenvalues of \([\Lambda]\) matrix tend to smaller amounts, the modal impedances of \([Z_m]\) move towards the big values and cause the propagation of parallel resonances. The critical modal impedance (highest modal impedance) is much higher than other modal impedances. In the presence of the critical mode (for example mode number 1), the matrix \([Z_m]\) can be estimated as follows and the Participation Factor (PF) matrix is also obtained afterwards:

\[
[Z_m,1 \cdots 0] \approx [Z_{m,1} \cdots 0] 
\]

\[
[V] = Z_{m,1} \cdot \begin{bmatrix} L_{11} & \cdots & L_{1n} \end{bmatrix} \cdot [I] 
\]

The PF matrix represents the impact of each bus on the critical modes. In this matrix, the number of rows matches with node number and the number of columns represents the number of impedance modes. Also, \(Z_{m,i}\) represents the impact factor (weight) of modes at different harmonic frequencies. Since modal impedances for different modes can be compared, using \(Z_{m,i}\) as a weighting factor will make the mode comparison of participation factors possible. In order to obtain the appropriate weight, the maximum point of each mode is normalized according to the highest magnitude mode.

3. MG HIERARCHICAL CONTROL SCHEME

Fig. 1 presents the proposed hierarchical plan for compensating harmonics and voltage unbalance at SLB in a MG. The MG includes of many voltage control and current control IBDGs which are connected to SLB via distribution lines. Furthermore, many nonlinear and unbalance loads are also considered in this bus. The hierarchical control plan consists of two levels of primary and secondary level, where the secondary control should collect the required data from SLB and produce appropriate reference control signal for IBDGs. As seen, SLB voltage harmonics data are extracted by the measurement block and sent to IBDGs with Low Bandwidth Communication (LBC). In order to ensure that LBC is sufficient, the transmitted data should consist of approximately dc signals. Hence, the SLB voltage harmonic components are in dq (synchronous) reference frame. In local controllers, these signals are returned to \(a\beta\) (stationary) reference frame for compensation. Detail of primary and secondary control plan is presented in the following.

A. Secondary Control Level

Block diagram of secondary control level is presented in Fig. 2. To establish voltage and frequency in desired amount in the SLB, voltage and frequency errors are set using PI controllers and the output signals are sent to primary control of voltage control resources. As it is clear, \(u_{ref}\) and \(E_{ref}\) are frequency and voltage reference in SLB and are usually set to 1 p.u. The main component voltage and frequency signals are sent to primary control level of ith bus, after multiplying at frequency index and voltage magnitude index \((EI, \omega I)\). These two coefficients are only used for control voltage resources and the compensation share of resources can be configured by these factors. Also, \(EI\)
Afterward, the voltage Unbalance Index (UI) and Harmonic Distortion (HD) of SLB are compared with the associated reference values (UI_ref and HD_ref), acquired errors are sent to PI controllers. Then the output signals are multiplied by \( V_{di} \) to create compensation reference signals. The dead zone block is considered for voltage harmonics and unbalance to prevent operation of PI controller in case that the produced error was less than the amount of reference signal. The DGs compensation priority is identified by arrays of participation factor matrix, magnitude of the critical impedance and load harmonics. Modal impedance factor \( Z_{ij} \) represents the participation of ith bus according to its situation in compensating jth harmonic. Modal impedance factor \( H_{ij} \) is identified by the \( j^{th} \) harmonic order of load current in \( i^{th} \) bus.

The unbalance compensation factor of \( UF_i \) represents the share of \( i^{th} \) DG in compensating the voltage unbalance. Some buses have more participation in exciting of the MG resonance modes. Therefore, larger harmonic compensation factors are considered for the IBDGs that are near to these buses. For the other IBDGs, the voltage unbalance compensation factor \( UF_i \) is selected bigger.

To maintain voltage quality of SLB, the amount of permissible voltage unbalance and magnitude of low order harmonics in this bus are identified as reference signals for compensation. Afterward, the voltage Unbalance Index (UI) and Harmonic Distortion (HD) of SLB are compared with the associated reference values (UI_ref and HD_ref), acquired errors are sent to PI controllers. Then the output signals are multiplied by \( V_{di} \) to create compensation reference signals. The dead zone block is considered for voltage harmonics and unbalance to prevent operation of PI controller in case that the produced error was less than the amount of reference signal. The DGs compensation priority is identified by arrays of participation factor matrix, magnitude of the critical impedance and load harmonics. Modal impedance factor \( Z_{ij} \) represents the participation of ith bus according to its situation in compensating jth harmonic. Modal impedance factor \( H_{ij} \) is identified by the \( j^{th} \) harmonic order of load current in \( i^{th} \) bus.

The unbalance compensation factor of \( UF_i \) represents the share of \( i^{th} \) DG in compensating the voltage unbalance. Some buses have more participation in exciting of the MG resonance modes. Therefore, larger harmonic compensation factors are considered for the IBDGs that are near to these buses. For the other IBDGs, the voltage unbalance compensation factor \( UF_i \) is selected bigger.

\[
S_d = S_f \sqrt{THD_i^2 + THD_V^2}
\]

where, \( THD_i \) and \( THD_V \) are current and voltage total harmonic distortions. Afterwards, \( S_r \) can be calculated as shown in figure according to nominal power \( S_n \) and total output power \( S \). The output signal of dead zone block of this figure can be presented as follows:

\[
V_{a\beta,ij} = \begin{cases} 
V_{a\beta,ij} \left( S_n - \sqrt{S_d^2 + S_f^2} \right) & S_r > 0 \\
0 & S_r < 0 
\end{cases}
\]

where, \( j \) represents harmonic order. According to the Eq. (7), if \( S_r < 0 \), with increasing in the total output power \( S \), \( S_r \) reduces which represents reduction of IBDG load. In other word, there is a inherit negative feedback in this equation which divides the compensation load between the IBDGs appropriately. Also, if \( S_r \) is less than zero, dead zone block prevents of any attempt for compensation to avoid of DGs overload. The produced negative sequence component and voltage harmonic signals are sent to the virtual damping resistor block to multiply signals by \( 1/R_{v,j} \). Afterwards, the compensation reference of each harmonic is generated separately and then, all of the compensation references are added together. Finally, total compensation reference \( I_{v,a\beta}^{ref} \) is inserted as a current reference in the control system, as shown in Fig. 1.

**B. Primary Control Level**

**B.1. Local control of current control resources**

The detail of primary level of current control DG has been presented in Fig. 3. The received signals from secondary control level after returning to \( \beta \) stationary frame, are sent to the DG load compensation block. This block configures the compensation share of each IBDG according to its extra capacity. As shown in this block \( S_n, S_f, S_d, S_r \) and \( S_f \) are nominal power of IBDG, positive sequence output power, distortion output power, total output power and free capacity of IBDG, respectively. According to standard [18], produced distortion power of each inverter can be calculated as follows:

**B.2. Local control of voltage control resources**

Detail of primary control level of voltage control DGs is presented in Fig. 4. According to Fig. 4, signals associated with frequency and voltage magnitude are added to resources droop characteristic block and cause retrieval SLB voltage and frequency.
Fig. 4. Local control of control voltage resources.

$$\phi^* = \phi_0 + \int \omega_{res} + (K_{pp} + K_{iv}) (P^* - P)$$

$$E^* = E_O + E_{res} + K_{PQ} (Q^* - Q)$$

These equations represent the resources drop characteristic, in which $\omega_{res}$ and $E_{res}$ are reference frequency and voltage that are sent from the secondary control level to the local control of resources, also $\phi_O$ is the load angle (the angle between $E$ and $V$) and $E_O$ is the desired voltage magnitude. The parameters of $K_{pp}, K_{pp}, K_{PQ}, \phi^*, E^*, P^*$, and $Q^*$ are proportional coefficient of active power, integral coefficient of active power, proportional coefficient of reactive power, reference of load angle, reference of voltage, reference of active power and reference of reactive power, respectively. The virtual impedance block is assumed for basic frequency as $L_v$ inductance in order to improve power sharing among resources, and in harmonic components it is assumed as $R_v$ resistor for providing damping in voltage harmonics.

Voltage control resources can participate in adjusting the MG voltage by injecting reactive power. The amount of this compensation share can be adjusted by setting of resources drop characteristic $K_{PQ}$ factor). Generally, the compensating of main component voltage in MG is difficult due to low impedance of upstream network since it requires injecting high amount of current. Therefore, the inductance $L_g$ is added to the network [20]. In this situation, according to Fig. 5 for single inverter case, it can be seen:

$$\vec{I_g} = I_{gd} + jI_{gq}$$

$$\vec{I_g} = \frac{E \angle \phi - V \angle 0}{jx}$$

According to equation (12), it can be observed that during voltage changes, the amount of injecting current for adjusting the voltage is proportional with inverse of network impedance. This means that high impedance reduces the changes. In the proposed topology DG is connected to the network via $L_g$ inductance. According to limitation of power transmission and line impedance equation:

$$X < \frac{E}{P_{max}}$$

It can be concluded from equation (13) that maximum transmission power limits the inductance. In this structure voltage is controlled with adjusting reactive power and independent from frequency. However $L_g$ impedance cannot be selected too high since the voltage regulation is effected directly [20].
4. THE MG MODEL AND MODAL ANALYSIS

Fig. 7 represents the single line diagram of a three-phase balanced MG. The implemented inverters are current control and voltage control types. In the following section, the inverter control equations and MG equivalent circuit are acquired.

![Image](Image)

**Fig. 7.** Single line diagram of the MG.

### A. Current Control Inverter Model

Fig. 1 represents block diagram of current control inverter. As it can be seen, the inverter output voltage is synchronized with MG voltage by a Phase Locked Loop (PLL). In the inverter output is LCL filter and inverter control loop includes PR controller in stationary reference [19]. The inverter control system can linearized around its operation point [21] and its transfer function can be acquired as follows:

\[
I_0 (s) = G_{cc} (s) . I_{ref} (s) - Y_{cc} (s) . V_0 (s)
\]  

(14)

Equation (14) represents the Norton equivalent circuit of current source inverter, where \( G_{cc} (s) \), \( Y_{cc} (s) \), \( I_{ref} \) and \( V_0 (s) \) are closed loop transfer function, output admittance, reference current and inverter output voltage, respectively. \( G_{cc} \) and \( Y_{cc} \) are acquired according to the control system as follows:

\[
G_{Vv} (s) = \frac{G_V (s) . G_I (s) . G_{pwm} (s)}{C_f . s (s . L_f) + G_I (s) . G_{pwm} (s) + G_V (s) . G_I (s) . G_{pwm} (s) + 1}
\]

(15)

\[
Y_{kv} (s) = \frac{(C_f . s) (s . L_f) + 1}{(C_f . s) (s . L_f) (s . L_g) + (s . L_f) + (s . L_g) + G_I (s) . G_{pwm} (s)}
\]

(16)

where \( G_I \), \( G_{pwm} \), \( L_f \), \( L_g \) and \( C_f \) are transfer function of proportional controller, transfer function of the inverter, inverter side inductance, grid side inductance and filter capacitor. \( G_I \) and \( G_{pwm} \) are defined as follows:

\[
G_I (s) = K_{ip} I + \sum_{k=1,3,\ldots,19} \frac{K_{iv} s}{s^2 + (k \omega_0)^2}
\]

(17)

\[
G_{pwm} (s) = \frac{1}{1 + 1.5 T_s s}
\]

(18)

where \( K_{ip}, \omega_0, K_{iand} T_s \) are resonance coefficient, basic frequency, proportional factor and switching period.

### B. Voltage Control Inverter Model

The detail of voltage control inverter has been shown in Fig. 1. Voltage control inverter has an LC output filter and control is carried out in stationary reference frame. The internal control loop consists of P controller and external loop consists of PR controller. The control system can be linearized around its operation point and input output relation can be acquired based on the inverter transfer function and output impedance according to the following equation [21].

\[
V_0 (s) = G_{vv} (s) . v_{ref} (s) - Z_{ov} (s) . j_0 (s)
\]

(19)

Equation (19) represents the Norton equation circuit of the voltage source inverter where \( G_{vv} (s) \) and \( Z_{ov} (s) \) are closed loop transfer function and inverter output impedance.

\[
G_{VV} (s) = \frac{G_V (s) . G_I (s) . G_{pwm} (s)}{C_f . s (s . L_f) + G_I (s) . G_{pwm} (s) + G_V (s) . G_I (s) . G_{pwm} (s) + 1}
\]

(20)

\[
Z_{ov} (s) = \frac{L_f . s + r_f + G_I (s)}{C_f . s (s . L_f) + G_I (s) . G_{pwm} (s) + G_V (s) . G_I (s) . G_{pwm} (s) + 1}
\]

(21)

where, \( G_V (s) \) and \( G_I (s) \) are external loop (voltage loop) transfer function and internal loop (current loop) transfer function which are defined as follows:

\[
G_V (s) = K_{pv} V + \frac{K_{rv} . s}{s^2 + (\omega_0)^2}
\]

(22)

\[
G_I (s) = K_p I
\]

(23)

where \( K_{rv}, K_{pv} \) and \( K_p \) are voltage resonance coefficient, voltage proportional coefficient and current proportional coefficient.

### C. Identification of the Priority Factors

In the first, the admittance matrix is constructed for the MG in Fig. 7. It is assumed that the MG is disconnected to the upstream grid and the voltage control inverter is in service. In order to more precision in the identifying of system resonances, the output impedance of IBDGs is considered in the MG admittance matrix.

\[
\begin{bmatrix}
Y_{cc,1} + Y_{l,1} & 0 & -Y_{l,1} \\
0 & Y_{cc,2} + Y_{l,2} & -Y_{l,2} \\
-Y_{l,1} & -Y_{l,2} & Y_{ov} + Y_{load,pcc} + Y_{l,1} + Y_{l,2}
\end{bmatrix}
\]

(24)

where \( Y_{l,1} \) and \( Y_{load,pcc} \) are line and load impedances. \( Y_{cc} \) and \( Y_{cc} \) are also output admittance of voltage control inverter and current inverter. The modal analysis is carried out for the MG of Fig. 7 to identify the participation factors of the buses. By considering the parameters of control system and power circuit listed in Table 3, the MG resonances will be studied. At first, in order to identify the effect of inverters output impedance in the creating of resonances, the MG modal impedance analysis is carried out without considering the output impedance of inverters. Regardless of the output impedances, the MG is same as of the inductance network, therefore no resonance is observed in the system (Fig. 8).

Considering the effect of inverters output impedance, due to existence of capacitor in the inverters output filter, as it is cleared in Fig. 9 the magnitude of modal impedances have critical values in the low order frequencies. According to Table 1 and Fig. 9, the maximum points in low order frequencies are related with the third and second modes which are occurred at 11.2\textsuperscript{th} and 13.7\textsuperscript{th} harmonic orders, respectively. Bus 2 and bus 1 have the highest participation factor of creating these resonance modes.
Therefore, the 11\textsuperscript{th} harmonic at bus 2 and 13\textsuperscript{th} harmonic at bus 1 need to be more attenuation, and the compensation share of these two buses should be more than other IBDGs for these harmonics.

The MG resonances can be excited by the main grid. The resonance frequencies are also affected by the number of parallel inverters. Further considering that the main grid voltage often contains some low order steady state harmonics, significant steady state harmonic currents can be produced due to the effects of resonances. For example, when the MG is connected to the upstream grid and five current control inverters with the same specifications are included in the MG, one of the resonance frequencies is around 350 Hz, which may excite the seventh steady state resonance in a 50 Hz system (Fig. 10 and Table 2). Due to the impacts of the aforementioned resonances, it can be concluded that neglecting the inverters output impedance in the modal impedance analysis, creates inaccuracy in the identifying of buses participation factors and the lines current quality can be severely distorted.

5. SIMULATION RESULTS

In order to prove the efficiency of the proposed method, simulation is carried out for the MG of Fig. 7 in network connected and island situations. The nonlinear load of bus 3 is a three phase rectifier with 200\Omega load and 220F capacitor. In addition in order to create unbalance, a single phase load is placed between phases A and B. The compensation is carried out first in uniform method (all DGs participate in compensation with the same priority) and then in non-uniform method (the DGs participate in compensation with the different priority) and results are presented in Fig. 11. It is assumed that current control inverters are able to supply all the loads in the Point of Common Coupling (PCC), and the capacity of voltage source is used in order to transmit power to upper network.

The simulation is carried out in seven steps: The first step \((0 \leq t < 0.4 \text{ s})\): in this step, linear, nonlinear and unbalance loads are connected to the PCC bus. The simulation is started with zero initial values for resources and after the initial transient situation, it goes to stable state. Current reference of inverter 1 is set to 15 A and inverter 2 is set to 25 A, and the power reference of inverter 3 is set to \(P^* = 10 \text{KW} \) and \(Q = 0 \text{Var} \). The MG sends almost 10KW of power to upstream network and no compensation is carried out. The effective voltages and powers in bus 3 and grid line are shown in Figs. 11.a and 11.b.

Step two \((0.4 \text{ s} \leq t < 0.9 \text{ s})\): in this step, compensation blocks are activated and DGs participate in compensating harmonics and voltage unbalance with the same priority. The voltage THD and voltage negative sequence at bus 3 in compensated state are reduced to 9.

Step three \((0.9 \text{ s} \leq t < 1.4 \text{ s})\): in this step non-uniform comp-

<table>
<thead>
<tr>
<th>Harmonic</th>
<th>Critical Impedance</th>
<th>Participation factor (PF_{ij}) of:</th>
</tr>
</thead>
<tbody>
<tr>
<td>order</td>
<td>(Z_{ij})</td>
<td>Bus1</td>
</tr>
<tr>
<td>11.21</td>
<td>478</td>
<td>0.25</td>
</tr>
<tr>
<td>13.74</td>
<td>21.13</td>
<td>0.57</td>
</tr>
<tr>
<td>21.32</td>
<td>15.13</td>
<td>0.16</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Harmonic</th>
<th>Critical Impedance</th>
<th>Participation factor (PF_{ij}) of:</th>
</tr>
</thead>
<tbody>
<tr>
<td>order</td>
<td>(Z_{ij})</td>
<td>Bus1</td>
</tr>
<tr>
<td>7.18</td>
<td>87.8</td>
<td>0.29</td>
</tr>
<tr>
<td>9.072</td>
<td>206.82</td>
<td>0.45</td>
</tr>
<tr>
<td>17.13</td>
<td>658.85</td>
<td>0.33</td>
</tr>
</tbody>
</table>
pensation is activated at t=0.9s. In this case, the influence of IBDGs output impedance and the coefficients of participation matrix are considered in the compensation. The normalized values of Table 1 are used to assign DGs participation factors. In the non-uniform compensation method, the voltage THD is reduced to 4

Step four (1.4s ≤ t < 1.9s): in this step a 0.15 p.u. reduction is occurred in the network voltage magnitude and the control voltage inverter can preserve MG voltage with injecting of 4KVar reactive power.

Step five (1.9s ≤ t < 2.4s): in this step the network voltage is returned to normal situation again. The waveforms of inverters output currents, load power and SLB voltage are shown in Figs. 11.f to 11.j.

Step six (2.4s ≤ t < 2.9s): in this step a 0.25 p.u. reduction occurs in the network voltage magnitude and the control voltage inverter supplies MG voltage with injecting a 7KVar reactive power. But since this amount of power is more than the inverter capacity (inverter capacity is assumed to be 12 KVA), the MG is separated from the network in 2.9 s and voltage control inverter supplies MG voltage and frequency independently.

Step seven (2.9s ≤ t < 3.4s): in this step, the reactive power of voltage control inverter is reduced to 1KVar in order to adjust the MG voltage and its active power reduces to zero and MG operates in islanded mode. The THD waveform and voltage harmonics show that voltage distortion compensation is carried out properly in the islanded mode.

6. CONCLUSIONS

In this paper a hierarchical compensation method for improving the voltage quality of SLB in a MG is presented. The compensation method is non-uniform and compensation priorities for different DGs location and harmonic frequencies are identified for improved compensation performance compared to traditional compensation method. The priority factors are identified by modal impedance analysis of the MG. The control method consists of two primary and secondary control levels. In the secondary control level with assigning such compensation prioritivities on different IBDGs in the MG improves compensation performance and the harmonics distortion and voltage unbalance are divided between DGs appropriately. In the primary level, load compensation factor of each DG is identified considering of its extra capacity. The system has the following applications and capabilities. Tracking of reference currents, compensation voltage harmonics and voltage unbalance at SLB. Simulation result proves the efficiency of the proposed method in different situations.

REFERENCES


18. IEEE Standard 1459-2010, “Definitions for the measurement of electric power quantities under sinusoidal, non-sinusoidal, balanced or unbalanced conditions,” ICS 01 040 17, Mar 19, 2010.